• Publications
  • Influence
STAMP: Stanford Transactional Applications for Multi-Processing
TLDR
We introduce the Stanford Transactional Application for Multi-Processing (STAMP), a comprehensive benchmark suite for evaluating TM systems. Expand
  • 959
  • 220
  • PDF
McRT-STM: a high performance software transactional memory system for a multi-core runtime
TLDR
We describe a software transactional memory (STM) system that is part of McRT, an experimental Multi-Core RunTime. Expand
  • 528
  • 53
  • PDF
An effective hybrid transactional memory system with strong isolation guarantees
TLDR
We propose signature-accelerated transactional memory (SigTM), a hybrid TM system that reduces the overhead of software transactions by 30% to 280%. Expand
  • 309
  • 33
  • PDF
A Scalable, Non-blocking Approach to Transactional Memory
TLDR
This paper presents the first scalable TM implementation for directory-based distributed shared memory systems that is livelock free without the need for user-level intervention. Expand
  • 145
  • 22
  • PDF
The Atomos transactional programming language
TLDR
Atomos is the first programming language with implicit transactions, strong atomicity, and a scalable multiprocessor implementation. Expand
  • 182
  • 10
  • PDF
The common case transactional behavior of multithreaded programs
TLDR
Transactional memory (TM) provides an easy-to-use and high-performance parallel programming model for the upcoming chip-multiprocessor systems. Expand
  • 109
  • 9
  • PDF
Tradeoffs in transactional memory virtualization
TLDR
We present eXtended Transactional Memory (XTM), the first TM virtualization system that virtualizes all aspects of transactional execution (time, space, and nesting depth) in software using virtual memory support. Expand
  • 82
  • 7
  • PDF
The OpenTM Transactional Application Programming Interface
TLDR
This paper presents OpenTM, an application programming interface (API) for parallel programming with transactions, with a set of compiler directives to express non-blocking synchronization and speculative parallelization based on memory transactions. Expand
  • 88
  • 6
  • PDF
Architectural Semantics for Practical Transactional Memory
TLDR
Transactional memory (TM) simplifies parallel programming by allowing for parallel execution of atomic tasks. Expand
  • 113
  • 5
  • PDF
Characterization of TCC on chip-multiprocessors
TLDR
Transactional coherence and consistency (TCC) is a novel coherence scheme for shared memory multiprocessors that uses programmer-defined transactions as the fundamental unit of parallel work, synchronization, coherence, and consistency. Expand
  • 77
  • 3
  • PDF
...
1
2
...