Author pages are created from data sourced from our academic publisher partnerships and public sources.
- Publications
- Influence
Experimental and theoretical study of electrode effects in HfO2 based RRAM
- C. Cagli, J. Buckley, +30 authors B. De Salvo
- Materials Science
- International Electron Devices Meeting
- 1 December 2011
In this work, the impact of Ti electrodes on the electrical behaviour of HfO2-based RRAM devices is conclusively clarified. To this aim, devices with Pt, TiN and Ti electrodes have been fabricated… Expand
Understanding RRAM endurance, retention and window margin trade-off using experimental results and simulations
- C. Nail, G. Molas, +19 authors L. Perniola
- Engineering
- IEEE International Electron Devices Meeting (IEDM…
- 1 December 2016
In this paper we clarify for the first time the correlation between endurance, window margin and retention of Resistive RAM. To this aim, various classes of RRAM (OXRAM and CBRAM) are investigated,… Expand
Relationship between mobility and high-k interface properties in advanced Si and SiGe nanowires
- K. Tachi, M. Cassé, +13 authors T. Ernst
- Materials Science
- IEEE International Electron Devices Meeting (IEDM…
- 9 December 2009
For the first time, interface properties between high-k and Si or SiGe nanowires (NWs) have been experimentally investigated by adapting charge pumping technique and low-frequency noise measurement.… Expand
Investigation of the physical mechanisms governing data-retention in down to 10nm nano-trench Al2O3/CuTeGe conductive bridge RAM (CBRAM)
- J. Guy, G. Molas, +19 authors B. De Salvo
- Physics
- IEEE International Electron Devices Meeting
- 1 December 2013
In this work, we present an experimental and theoretical analysis of scaled (down to 10nm) Al2O3/CuTeGe based CBRAM. We focus on the understanding of the physical mechanisms responsible for the… Expand
Sb-doped GeS2 as performance and reliability booster in Conductive Bridge RAM
- E. Vianello, G. Molas, +19 authors J. Liebault
- Materials Science
- International Electron Devices Meeting
- 1 December 2012
In this work, for the first time at our knowledge, the improvement of chalcogenide-based CBRAM performance and reliability by Sb doping of the GeS2 electrolyte is presented. An original analysis,… Expand
Experimental and theoretical understanding of Forming, SET and RESET operations in Conductive Bridge RAM (CBRAM) for memory stack optimization
- J. Guy, G. Molas, +18 authors L. Perniola
- Engineering
- IEEE International Electron Devices Meeting
- 1 December 2014
In this paper, we deeply investigate for the 1st time at our knowledge the impact of the CBRAM memory stack on the Forming, SET and RESET operations. Kinetic Monte Carlo simulations, based on inputs… Expand
Interface Engineering of Ag-${\rm GeS}_{2}$ -Based Conductive Bridge RAM for Reconfigurable Logic Applications
- G. Palma, E. Vianello, +9 authors B. De Salvo
- Engineering
- IEEE Transactions on Electron Devices
- 13 February 2014
In this paper, we show performance and reliability improvement of Ag- GeS2-based conductive bridge RAM (CBRAM) devices by addition of a 2-nm-thick HfO2 layer between the electrolyte and the W bottom… Expand
Low voltage hot-carrier programming of ultra-scaled SOI finflash memories
- J. Razafmdramora, L. Perniola, +9 authors C. Bongiorno
- Materials Science
- ESSDERC - 37th European Solid State Device…
- 1 September 2007
In this paper, we present a deep investigation of ultra-scaled Finflash memories, fabricated on Silicon on Insulator (SOI) substrate, with Silicon NanoCrystal (Si-NC) or nitride layers acting as… Expand
A stacked SONOS technology, up to 4 levels and 6nm crystalline nanowires, with Gate-All-Around or independent gates (φ-Flash), suitable for full 3D integration
- A. Hubert, E. Nowak, +15 authors T. Ernst
- Materials Science
- IEEE International Electron Devices Meeting (IEDM…
- 1 December 2009
We present the first experimental study of a Gate-All-Around (GAA) SONOS memory architecture with 4-level crystalline nanowire channels (down to 6nm-diameter). The technology is also extended to an… Expand
Investigation of the potentialities of Vertical Resistive RAM (VRRAM) for neuromorphic applications
- G. Piccolboni, G. Molas, +15 authors L. Perniola
- Engineering
- IEEE International Electron Devices Meeting (IEDM…
- 7 December 2015
Combining Resistive RAM concept with Vertical NAND technology and design, Vertical RRAM (VRRAM) was recently proposed as a cost-effective and extensible technology for future mass data storage… Expand
...
1
2
3
4
...