C.Y.-S. Cho

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
For the first time, split-gate NAND flash memory featuring interpoly erase and mid-channel programming is demonstrated at 120nm technology node. The cell array operates at single polarity voltages lower than 12V. Erase and programming can be accomplished in 0.5ms and 10/spl mu/s, respectively.
  • 1