C. Sreeram

Learn More
Leading edge technology advancements have posed big challenges for the digital design flow. Designing multi-million gate ICs at aggressive cycletimes requires new design methodologies and innovative approaches. Hierarchical analysis is a key need to achieve these cycletime goals and gain capacity and runtime advantages in the design flow. Timing and(More)
  • 1