Learn More
We present a case study of the use of formal verification methods in a computer system design project. The SMV model checker was integrated into the project design flow, and used to verify a specification of a cache coherency protocol for a distributed shared memory machine. Both the processor and I/O portions of the protocol description were verified,(More)
  • 1