C. R. Mandal

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
— We present a design technique for implementing asynchronous ALUs with CMOS domino logic and delay insensitive dual rail four-phase logic. It ensures economy in silicon area and potentially for low power consumption. The design has been described and implemented to achieve high performance in comparison with the synchronous and available asynchronous(More)
  • 1