C. L. Perkins

Learn More
We present an ownership-based multiprocessor cache consistency protocol, designed for implementation by a single chip VLSI cache controller. The protocol is compared with other shared bus multiprocessor protocols, and is shown to be an improvement in terms of its additional burden on the system bus. The design has been carried through to layout in a P-Well(More)
  • 1