Bruno de Abreu Silva

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
Tool Flow Proposal In this research, we present a work in progress tool to exploit power/performance optimization techniques in FPGA-based asymmetric multi-core systems. The tool flow, which is proposed in Figure 1, is divided in two phases: compilation and execution time. In the first phase, the application code is given as input to the ROSE-based(More)
In this paper, the acceleration of algorithms using a design of a field pro-grammable gate array (FPGA) as a prototype of a static dataflow architecture is discussed. The static dataflow architecture using operators interconnected by parallel buses was implemented. Accelerating algorithms using a dataflow graph in a reconfigurable system shows the potential(More)
  • 1