Brandon Casey Cabrales

Sorry, we do not have enough data to show an influence graph for this author.
Learn More
A FLASH digital phase-locked loop (DPLL) is designed using 0.18ȝm CMOS process and a 3.3V power supply. It operates in the frequency range 200MHz – 2GHz. The DPLL operation includes two stages: (1) a novel coarse-tuning stage based on a flash algorithm similar to the algorithm employed in flash A/D converters, and (2) a fine-tuning stage similar to(More)
  • 1