Boris Agapiev

Learn More
This paper describes an investigation of potential advantages and risks of applying an aggressive asynchronous design methodology to Intel Architecture. RAPPID (" Revolving Asynchronous Pentium® Processor Instruction Decoder "), a prototype IA32 instruction length decoding and steering unit, was implemented using self-timed techniques. RAPPID chip was(More)
  • 1