Sorry, we do not have enough data to show an influence graph for this author.
- Full text PDF available (0)
Journals and Conferences
This paper introduces the concept of using synthesizable RTL blocks as ASIC memories and presents them as an alternative to compiler (hard-macro type) memories that are not optimized for implementation at lower-end configurations. The main advantages of these synthesizable memories are reduced area, reduced development cycle time and increased design… (More)