Biswadeep Chaterjee

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Sorry, we do not have enough data to show an influence graph for this author.
Learn More
This paper introduces the concept of using synthesizable RTL blocks as ASIC memories and presents them as an alternative to compiler (hard-macro type) memories that are not optimized for implementation at lower-end configurations. The main advantages of these synthesizable memories are reduced area, reduced development cycle time and increased design(More)
  • 1