Learn More
The schematic generator has become a very powerful debug tool in EDA in all of the flows whether it is RTL, Synthesis, formal verification or at the layout level. The paper talks about various challenges in showing a " good " schematic for a spice netlist and then proposes novel algorithms used to generate the schematic. The paper also links various(More)
  • 1