Betul Buyukkurt

Suggest Changes
Walid A. Najjar19
Zhi Guo14
Maya Gokhale9
Jeffrey M. Arnold8
Robert Rinker8
20Walid A. Najjar
10Zhi Guo
9Jason R. Villarreal
8Harald Devos
7Greg Stitt

Filter Results:

  • Full text PDF available (9)

Publication Year

2004
2010
  • This year (0)
  • Last 5 years (0)
  • Last 10 years (4)

Publication Type

Co-author

Journals and Conferences

Key Phrases

Learn More
Optimized generation of data-path from C codes for FPGAs
FPGAs, as computing devices, offer significant speedup over microprocessors. Furthermore, their configurability offers an advantage over traditional ASICs. However, they do not yet enjoy high-level language programmability, as microprocessors do. This has become the main obstacle for their wider acceptance by application designers. ROCCC is a compiler… (More)
Input data reuse in compiling window operations onto reconfigurable hardware
Balancing computation with I/O has been considered as a critical factor of the overall performance for embedded systems in general and reconfigurable computing systems in particular. Data I/O often dominates the overall computation performance for window operation, which are frequently used in image processing, image compression, pattern recognition and… (More)
Compiler generated systolic arrays for wavefront algorithm acceleration on FPGAs
Wavefront algorithms, such as the Smith-Waterman algorithm, are commonly used in bioinformatics for exact local and global sequence alignment. These algorithms are highly computationally intensive and are therefore excellent candidates for FPGA-based code acceleration. However, there is no standard form of these algorithms, they are used in a wide variety… (More)
Impact of Loop Unrolling on Area, Throughput and Clock Frequency in ROCCC: C to VHDL Compiler for FPGAs
Loop unrolling is the main compiler technique that allows reconfigurable architectures achieve large degrees of parallelism. However , loop unrolling increases the area and can potentially have a negative impact on clock cycle time. In most embedded applications, the critical parameter is the throughput. Loop unrolling can therefore have contradictory… (More)
Automatic Compilation Framework for Bloom Filter Based Intrusion Detection
Virus detection at the router level is rapidly gaining in importance. Hardware-based implementations have the advantage of speed and hence can support a large throughput. In this paper we describe an FPGA-based implementation of the Bloom filter virus detection code that is compiled from the native C to VHDL and mapped onto a Virtex XC2V8000 FPGA. Our… (More)
Impact of high-level transformations within the ROCCC framework
Reconfigurable computers, where one or more FPGAs are attached to a conventional microprocessor, are promising platforms for code acceleration. Despite their advantages, programmability concerns and the lack of efficient design tools/compilers for FPGAs are preventing the technology's widespread adoption. The traditional compiler technology is… (More)
Compiled Code Acceleration on Fpgas
The ROCCC (Riverside Optimizing Configurable Computing Compiler) is an optimizing C-to-VHDL compiler used to compile routines written in a subset of C to an application-specific circuit on an FPGA. ROCCC incorporates several powerful parallelizing transformations targeted towards code generation for FPGAs and can achieve performance comparable to hand-coded… (More)
  • ‹
  • 1
  • ›