#### Filter Results:

- Full text PDF available (18)

#### Publication Year

1996

2004

- This year (0)
- Last 5 years (0)
- Last 10 years (0)

#### Publication Type

#### Co-author

#### Journals and Conferences

#### Key Phrases

Learn More

In modern digital circuits the total power attributed to wires is increasing. Reducing the power consumption in wires play a major role in low power design. Coupling transitions contribute to significant energy loss in deep sub-micron buses. Earlier schemes using the switching activity minimization based upon the substrate capacitances are not valid in… (More)

- R. V. Menon, S. Chennupati, Naveen K. Samala, Damu Radhakrishnan, Baback A. Izadi
- ESA/VLSI
- 2004

Abstract: In this paper we focus on the reduction of switching activity in combinational logic circuits. An algorithmic approach using k-map has been proposed which modifies the normal optimal solution obtained from k-map to reduce its switching activity. More than 10% reduction in switching activity has been observed using our method. The final solution… (More)

- R. V. Menon, S. Chennupati, Naveen K. Samala, Damu Radhakrishnan, Baback A. Izadi
- Embedded Systems and Applications
- 2003

In this paper we address the problem of minimization of power consumption in combinational circuits by minimizing the number of switching transitions at the output nodes of each gate. A powerful combinational logic optimization method using k-map is presented here that is based on disjoint implicants (implicates) of a function. More than 10% reduction in… (More)

- Baback A. Izadi, Füsun Özgüner
- ICPP
- 1997

In this paper, we present a strongly fault-tolerant design for the k-ary n-cube multiprocessor and examine its reconfigurability. Our design augments the k-ary n-cube with ( j ) n spare nodes; each set of j regular nodes is connected to a spare node and the spare nodes are interconnected as a ( j )-ary n-cube. Our approach utilizes the circuit-switched… (More)

- Baback A. Izadi, Füsun Özgüner
- IEEE Trans. Computers
- 2003

In this paper, we present a strongly fault-tolerant design for the k-ary n-cube multiprocessor and examine its reconfigurability. Our design augments the k-ary n-cube with ðjÞ n spare nodes. Each set of j regular nodes is connected to a spare node and the spare nodes are interconnected as either a ðkjÞ-ary n-cube if j 61⁄4 k2 or a hypercube of dimension n… (More)

- S. Castillo, Naveen K. Samala, K. Manwaring, Baback A. Izadi, Damu Radhakrishnan
- ESA/VLSI
- 2004

- Baback A. Izadi, Füsun Özgüner
- PDPTA
- 1997

In this paper, we present a strongly faulttolerant design for the l-level k-ary tree multiprocessor and examine its reconfigurability. Our design assigns one spare node to the regular nodes of each subtree with lc levels. Moreover, spare nodes are interconnected to form a spare tree. Our approach utilizes the circuit-switched capabilities of the… (More)

- Jin Hwan Park, Sarah Wu, Baback A. Izadi
- Embedded Systems and Applications
- 2003

− This paper presents an efficient system level power saving method for DRAM with multiple power modes. The proposed method is based on the power aware scheduling algorithm that controls DRAM modules in coarse grain in which the scheduler assigns appropriate power modes to memory banks at context switching time. The method controls the transition of… (More)

- Sreekanth K. Bhaskaran, Baback A. Izadi, Lisa Spainhower
- Proceedings of the 2004 IEEE International…
- 2004

This paper examines the errors committed by human operators of large networks and systems. It proposes a formal procedure in which system defense mechanisms are used to improve the coordination between human operators and computer agents. Further, it discusses and compares the effectiveness of different types of system defense mechanisms by performing… (More)

- Baback A. Izadi, Füsun Özgüner
- PDPTA
- 2000

In this paper, we present a real-time faulttolerant design for an l-level k-ary tree multiprocessor with two modes of operations and examine its reconfigurability. The k-ary tree is augmented by spare nodes at stages one and two. We consider two modes of operations, one under heavy computation or hard deadline and the other under light computation or soft… (More)