B. Wooley

Publications
Influence

The design of sigma-delta modulation analog-to-digital converters

B. Boser, B. Wooley
Computer Science
1 December 1988

The author examines the practical design criteria for implementing oversampled analog/digital converters based on second-order sigma-delta ( Sigma Delta ) modulation. Expand

A Two's Complement Parallel Array Multiplication Algorithm

C. Baugh, B. Wooley
Mathematics, Computer Science
IEEE Transactions on Computers
1 December 1973

An algorithm for high-speed, two's complement, m-bit by n-bit parallel array multiplication is described. Expand

Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits

D. Su, M. J. Loinaz, Shoichi Masui, B. Wooley
Materials Science, Engineering
1 April 1993

An experimental technique is described for observing the effects of switching transients in digital MOS circuits that perturb analog circuits integrated on the same die by means of coupling through the substrate. Expand

A 2.5-V sigma-delta modulator for broadband communications applications

K. Vleugels, S. Rabii, B. Wooley
Engineering
1 December 2001

Oversampling and feedback can be employed in high-resolution /spl Sigma//spl Delta/ modulators to extend the signal bandwidth into the range of several megahertz when the oversampling ratio is constrained by technology limitations. Expand

Design techniques for high-speed, high-resolution comparators

B. Razavi, B. Wooley
Engineering
1 December 1992

Precision techniques for the design of comparators used in high-performance analog-to-digital converters employing parallel conversion stages are described. Expand

1 A 1 . 8V Digital-Audio Sigma-Delta Modulator in 0 . 8-μ m CMOS *

S. Rabii, B. Wooley
1997

Oversampling techniques based on sigma-delta ( Σ∆) modulation offer numerous advantages for the r ealization of high-resolution analog-to-digital (A/D) converters in a low-voltage envir onment. This… Expand

A 5-GHz CMOS transceiver for IEEE 802.11a wireless LAN systems

M. Zargari, D. Su, +7 authors B. Wooley
Engineering
16 December 2002

A 5-GHz transceiver comprising the RF and analog circuits of an IEEE 802.11a-compliant WLAN has been integrated in a 0.25-/spl mu/m CMOS technology. Expand

The Design of Low-Voltage, Low-Power Sigma-Delta Modulators

S. Rabii, B. Wooley
Engineering
1998

1. Introduction. 2. Trends Toward Low-Voltage Power Supplies. 3. Analog-to-Digital Conversion. 4. Power Dissipation in Sigma-Delta A/D Converters. 5. Design of a Low-Voltage, High-Resolution… Expand

A 40-GHz-bandwidth, 4-bit, time-interleaved A/D converter using photoconductive sampling

L. Y. Nathawad, R. Urata, B. Wooley, D. Miller
Physics
1 December 2003

GaAs photoconductive switches have been integrated with two parallel 4-bit CMOS analog-to-digital (A/D) converter channels to demonstrate the time-interleaved sampling of wideband signals. Expand

A continuously calibrated 12-b, 10-MS/s, 3.3-V A/D converter

J. Ingino, B. Wooley
Computer Science
1 December 1998

This paper introduces a continuous calibration technique for pipelined and successive approximation ADCs that avoids some of the limitations of earlier designs by performing the calibration in the analog domain. Expand

Recommended Authors