Audre D. Romonosky

Learn More
This paper describes the methods and simulation techniques used to verify the functional correctness and performance attributes of the IBM POWER5e microprocessor and the eServere p5 systems based on it. The approaches used were based on migrating the best practices that had been used to verify the POWER4e chip. The POWER5 chip design posed new challenges to(More)
  • 1