Arturo Diaz-Perez

Learn More
This work describes a compact FPGA hardware architecture for computing modular multiplications over GF(<i>p</i>) using the Montgomery method, suitable for public key cryptography for embedded or mobile systems. The multiplier is parameterizable, allowing to evaluate the hardware design for different prime fields using different radix of the form &#946; =(More)