Arnaud Wenzel

Learn More
More and more complex functionalities are currently implemented inside SoC which leads to embed hundreds of memories having different sizes and properties. Testing these memories has consequently become a key challenge. On-chip testing using memory BIST is an efficient solution in terms of test time and time to market [1, 2]. As a result, academic and(More)
  • 1