Aric D. Blumer

Learn More
This paper develops a formal model of process migration that describes programs, processes, and the migration of those processes within a migration realm. A migration realm is a group of processors modeled as finite state machines. The model is motivated by a migration application between software and field programmable gate array (FPGA) hardware, and the(More)
With the increased size and complexity of digital designs, the time required to simulate them has also increased. Traditional simulation accelerators utilize FPGAs in a static configuration, but this paper presents an analysis of six register transfer level (RTL) code bases showing that only a subset of the simulation processes is executing at any given(More)
In this paper we see an approach to hardware acceleration of register transfer level simulations that utilizes Virtual Machines (VMs) and Real Machines (RMs), each executing the same instruction set. Hardware Description Language code for digital designs can lend itself well to parallel execution, and we leverage that property by executing as many processes(More)
—As Distributed Denial-of-Service attacks become more prevalent and sophisticated, a promising new mechanism designed to defeat these attacks is client puzzles. Client puzzles force a computational load on clients before their traffic is forwarded thereby slowing the rate at which a client can inject traffic into the network. Chained puzzles are a type of(More)
This paper describes an execution cache that uses process migration between hardware and software contexts by way of run-time reconfiguration (RTR) of Field Programmable Gate Arrays (FPGAs). The feasibility of such a system is demonstrated using existing FPGAs by accelerating a cycle-based simulation of a Register Transfer Level (RTL) design description.(More)
  • 1