• Publications
  • Influence
Mitigating SAT Attack on Logic Locking
Logic locking is a technique that has been proposed to protect outsourced IC designs from piracy and counterfeiting by untrusted foundries. A locked IC preserves the correct functionality only when aExpand
  • 161
  • 44
Activity-driven clock design
In this paper, we investigate reducing the power consumption of a synchronous digital system by minimizing the total power consumed by the clock signals. We construct activity-driven clock treesExpand
  • 111
  • 14
A general framework for accurate statistical timing analysis considering correlations
The impact of parameter variations on timing due to process and environmental variations has become significant in recent years. With each new technology node this variability is becoming moreExpand
  • 130
  • 10
Neural Trojans
While neural networks demonstrate stronger capabilities in pattern recognition nowadays, they are also becoming larger and deeper. As a result, the effort needed to train a network also increasesExpand
  • 61
  • 9
On gate level power optimization using dual-supply voltages
In this paper, we present an approach for applying two supply voltages to optimize power in CMOS digital circuits under the timing constraints. Given a technology-mapped network, we first analyze theExpand
  • 110
  • 8
Delay locking: Security enhancement of logic locking against IC counterfeiting and overproduction
Logic locking is a technique that has been proposed to thwart IC counterfeiting and overproduction by untrusted foundry. Recently, the security of logic locking is threatened by a new attack calledExpand
  • 51
  • 8
Anti-SAT: Mitigating SAT Attack on Logic Locking
Logic locking is a technique that is proposed to protect outsourced IC designs from piracy and counterfeiting by untrusted foundries. A locked IC preserves the correct functionality only when aExpand
  • 46
  • 6
Variability Driven Gate Sizing for Binning Yield Optimization
High performance applications are highly affected by process variations due to considerable spread in their expected frequencies after fabrication. Typically ldquobinningrdquo is applied to thoseExpand
  • 78
  • 4
Accurate Temperature Estimation Using Noisy Thermal Sensors for Gaussian and Non-Gaussian Cases
Multicore system-on-chips (SOCs) rely on runtime thermal monitoring using on-chip thermal sensors for dynamic thermal management (DTM). However, on-chip sensors are highly susceptible to noise due toExpand
  • 33
  • 4
On application of one-class SVM to reverse engineering-based hardware Trojan detection
Due to design and fabrication outsourcing to foundries, the problem of malicious modifications to integrated circuits known as hardware Trojans has attracted attention in academia as well asExpand
  • 58
  • 3