Learn More
This paper describes and evaluates solutions to the precise interrupt problem in pipelined processors. An interrupt is precise if the saved process state corresponds with a sequential model of program execution where one instruction completes before the next begins. In a pipelined processor, precise interrupts are difficult to implement because an(More)
As processor performance continues to improve, more emphasis must be placed on the performance of the memory system. In this paper, a detailed characterization of data cache behavior for individual load instructions is given. We show that by selectively applying cache line allocation according the characteristics of individual load instructions, overall(More)
An interrupt is precise if the saved process state corresponds with the sequential model of program execution where one instruction completes before the next begins. In a pipelined processor, precise interrupts are difficult to achieve because an instruction may be initiated before its predecessors have been completed. This paper describes and evaluates(More)
Modern processors improve instruction level parallelism by speculation. The outcome of data and control decisions is predicted, and the operations are speculatively executed and only committed if the original predictions were correct. There are a number of other ways that processor resources could be used, such as threading or eager execution. As the use of(More)
Fibre channel has long dominated the realm of storage area networks (SAN's). However, with increased development and refining, iSCSI is fast becoming an equal contender, which is causing many companies to reconsider how future storage networks shall be implemented. In addition to reduced costs and a unified network infrastructure, iSCSI allows for the(More)
This paper describes a single chip Multiple Instruction Stream Computer (MIX) capable of extracting instruction level p&llelism from a broad spectrum of programs. The MISC architecture uses multiple asyn-chronous processing elements to separate a program into streams that can be executed in parallel, and integrates a conff ict-free message passing system(More)
This paper presents a trace-driven simulation-based study of a wide range of cache configurations and processor counts. This study was undertaken in an attempt to help answer the question of how best to allocate large numbers of transistors, a question that is rapidly increasing in importance as transistor densities continue to climb. At what point does(More)
Design rules and the problem of design rule checking are introduced. The critical problem of design rule checking is the execution time required to check a complete chip. Proposed solutions try to take advantage of hierarchical aspects of a layout. The algorithm presented in this paper proposes a different approach. Observing that design rule checking is a(More)
Absm~-PIPE (Parallel Instructions and Pipelined Execution) is a research vehicle for stud)~ng high performance VLSI architec-tures and organizations. Its principal features are: 1) it is pipe-lined, 2) it makes extensive use of architectural queues, 3) it is capable of a decoupled mode of operation where two processors cooperate in executing the same task(More)