#### Filter Results:

- Full text PDF available (9)

#### Publication Year

2004

2007

- This year (0)
- Last 5 years (0)
- Last 10 years (2)

#### Publication Type

#### Co-author

#### Journals and Conferences

#### Key Phrases

Learn More

This paper proposes an efficient hardware architecture for an elementary function generator that is suitable for use as the activation function in an artificial neural network (ANN). A spline-based approximation function is designed that provides a good trade-off between accuracy and ...., whilst also being inherently scalable and adaptable to other… (More)

- Andrew Kinane, Valentin Muresan, Noel E. O'Connor, Noel Murphy, Seán Marlow
- PATMOS
- 2004

This paper proposes an energy-efficient hardware acceleration architecture for the variable N-point 1D Discrete Cosine Transform (DCT) that can be leveraged if implementing MPEG-4’s Shape Adaptive DCT (SA-DCT) tool. The SA-DCT algorithm was originally formulated in response to the MPEG-4 requirement for object based texture coding, and is one of the most… (More)

- Daniel Larkin, Andrew Kinane, Noel E. O'Connor
- ICONIP
- 2006

This paper addresses the problem of accelerating large artificial neural networks (ANN), whose topology and weights can evolve via the use of a genetic algorithm. The proposed digital hardware architecture is capable of processing any evolved network topology, whilst at the same time providing a good trade off between throughput, area and power consumption.… (More)

- Andrew Kinane, Valentin Muresan, Noel E. O'Connor
- ISCAS
- 2006

The efficient design of multiplierless implementaThe goal is to find the optimal sub-expressions across all N dot tions of constant matrix multipliers is challenged by the huge products in (3) that lead to the fewest adder resources needed. solution search spaces even for small scale problems. Previous apThree properties aid the classification of… (More)

Efficient hardware acceleration architectures are proposed for the most demanding MPEG-4 core profile algorithms, namely; texture motion estimation (TME), binary motion estimation (BME) and the shape adaptive discrete cosine transform (SA-DCT). The proposed ME designs may also be used for H.264, since both architectures can handle variable block sizes. Both… (More)

- Andrew Kinane, Valentin Muresan, Noel E. O'Connor
- EvoWorkshops
- 2006

The efficient design of multiplierless implementations of constant matrix multipliers is challenged by the huge solution search spaces even for small scale problems. Previous approaches tend to use hillclimbing algorithms risking sub-optimal results. The three-stage algorithm proposed in this paper partitions the global constant matrix multiplier into its… (More)

- Andrew Kinane, Noel E. O'Connor
- VLSI Signal Processing
- 2007

The explosive growth of the mobile multimedia industry has accentuated the need for efficient VLSI implementations of the associated computationally demanding signal processing algorithms. In particular, the short battery life caused by excessive power consumption of mobile devices has become the biggest obstacle facing truly mobile multimedia. We propose… (More)

- Andrew Kinane, Daniel Larkin, Noel E. O'Connor
- EURASIP J. Emb. Sys.
- 2007

We propose novel hardware accelerator architectures for the most computationally demanding algorithms of the MPEG-4 video compression standard-motion estimation, binary motion estimation (for shape coding), and the forward/inverse discrete cosine transforms (incorporating shape adaptive modes). These accelerators have been designed using general low-energy… (More)

Two FPGA implementations of a Shape Adaptive Discrete Cosine Transform (SA-DCT) accelerator are presented in this paper: one PCI-based and the other AMBA-based. The former is used for conformance testing with the MPEG-4 standard requirements. The latter is an alternative platform for system prototyping and has an architecture more representative of a mobile… (More)

- ‹
- 1
- ›