Andrea Veggetti

Learn More
The timing closure is one of the most challenging issues in the design of today's integrated circuits [1,2] because of timing uncertainties due to: the lack of routing information during the early stages of a design flow, the lack of accurate timing models for logic components and interconnects and the effect of process variations on propagation delays [3].(More)
  • 1