Anatol Furman

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
An 18Mb DRAM has been designed in a 3.34, 0.5-pm CMOS process. The array consists of four independent, self-contained 4.5Mb quadrants. The chip output configuration defaults to 1 Mb x 18 for optimization of wafer screen tests, while 3. 3 4 or 5. 0 4 operation is selected by choosing one of two M2 configurations. Selection of 2Mb x 9 or 1 Mb x 18 operation(More)
  • 1