Amrich Chokhavtia

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
This paper describes an important new facility for timing-driven design applications within the new CHDStd standard for a SEMATECH design system for large complex chips. We first review EDA requirements for CHDStd hierarchy for large complex leading edge chips and current EDA problems in accurately and efficiently handling complex interconnect. We then(More)
  • 1