#### Filter Results:

- Full text PDF available (14)

#### Publication Year

2002

2006

- This year (0)
- Last 5 years (0)
- Last 10 years (0)

#### Publication Type

#### Co-author

#### Journals and Conferences

#### Key Phrases

Learn More

- Dong-U Lee, Altaf Abdul Gaffar, Ray C. C. Cheung, Oskar Mencer, Wayne Luk, George A. Constantinides
- IEEE Transactions on Computer-Aided Design of…
- 2006

An automated static approach for optimizing bit widths of fixed-point feedforward designs with guaranteed accuracy, called MiniBit, is presented. Methods to minimize both the integer and fraction parts of fixed-point signals with the aim of minimizing the circuit area are described. For range analysis, the technique in this paper identifies the number of… (More)

- Altaf Abdul Gaffar, Oskar Mencer, Wayne Luk, Peter Y. K. Cheung
- 12th Annual IEEE Symposium on Field-Programmable…
- 2004

This paper presents a method that offers a uniform treatment for bit-width optimisation of both fixed-point and floating-point designs. Our work utilises automatic differentiation to compute the sensitivities of outputs to the bit-width of the various operands in the design. This sensitivity analysis enables us to explore and compare fixed-point and… (More)

Automatic bitwidth analysis is a key ingredient for highlevel programming of FPGAs and high-level synthesis of VLSI circuits. The objective is to find the minimal number of bits to represent a value in order to minimize the circuit area and to improve efficiency of the respective arithmetic operations, while satisfying user-defined numerical constraints. We… (More)

- Dong-U Lee, Altaf Abdul Gaffar, Oskar Mencer, Wayne Luk
- Proceedings. 42nd Design Automation Conference…
- 2005

MiniBit, our automated approach for optimizing bit-widths of fixed-point designs is based on static analysis via affine arithmetic. We describe methods to minimize both the integer and fraction parts of fixed-point signals with the aim of minimizing circuit area. Our range analysis technique identifies the number of integer bits required. For precision… (More)

- Dong-U Lee, Altaf Abdul Gaffar, Oskar Mencer, Wayne Luk
- IEEE Trans. Computers
- 2005

We present a methodology and an automated system for function evaluation unit generation. Our system selects the best function evaluation hardware for a given function, accuracy requirements, technology mapping and optimization metrics, such as area, throughput and latency. Function evaluation f(x) typically consists of range reduction, and the actual… (More)

- Amyn Alidina, Altaf Abdul Gaffar, +5 authors Wasim Jafri
- Annals of oncology : official journal of the…
- 2004

BACKGROUND
Esophageal cancer is common in Pakistan. An attempt has been made for the first time to look at the survival data and prognostic factors associated with esophageal cancer in this region.
PATIENTS AND METHODS
We did a retrospective review of 263 cases seen at the Aga Khan University Hospital in Karachi. Data analysis was done using the… (More)

This paper describes a method for customising the representation of floating-point numbers that exploits the flexibility of reconfigurable hardware. The method determines the appropriate size of mantissa and exponent for each operation in a design, so that a cost function with a given error specification for the output relative to a reference representation… (More)

This paper presents power models for multiplication The contributions of the work in this paper can be summaand addition components on FPGAs which can be used at a highrized as follows: level design description stage to estimate their logic and intracomponent routing power consumption. The models presented * an improved power model which allows for non-zero… (More)

This paper describes a method for customising the representation of floating-point numbers that exploits the flexibility of reconfigurable hardware. The method determines the appropriate size of mantissa and exponent for each operation in a design, so that a cost function with a given error specification for the output relative to a reference representation… (More)

In this paper we present a novel method reducing the dynamic power consumption in FPGA-based arithmetic circuits by optimizing the bit-widths of the signals inside the circuit. The proposed method is implemented in the tool PowerBit, which makes use of macro models parameterized by word-level signal statistics to estimate the circuit power consumption… (More)