Ali Valaee

  • Citations Per Year
Learn More
A 9-bit ultra low-power successive approximation analogto-digital converter (SA-ADC), which is able to operate at very low supply voltage, is presented. The low power consumption is achieved by using new switched-comparator architecture. In the proposed architecture the comparator, which is one of the most power hungry blocks of the SA-ADC, is switched off(More)
  • 1