#### Filter Results:

- Full text PDF available (6)

#### Publication Year

1988

2012

- This year (0)
- Last 5 years (1)
- Last 10 years (2)

#### Publication Type

#### Co-author

#### Journals and Conferences

#### Key Phrases

Learn More

AMD’s 32-nm x86-64 core code-named “Piledriver” features a resonant global clock distribution to reduce clock distribution power while maintaining a low clock skew. To support a wide range of operating frequencies expected of the core, the global clock system operates in two modes: a resonant-clock (rclk) mode for energy-efficient operation over a desired… (More)

Multilayer routing is an important problem in the physical design of integrated circuits as technology evolves towards several layers of metallization. MulCh is a channel router accepting specification of an arbitrary number of routing layers. Though several other channel routers for three layers of interconnect have been proposed, the only previously… (More)

- Yeona Jang, Alexander T. Ishii, Richard Y. Wang
- J. Org. Computing
- 1995

We investigate two strategies for reducing the clock period of a two-phase, level-clocked circuit: clock tuning, which adjusts the waveforms that clock the circuit, and retiming, which relocates circuit latches. These methods can be used to convert a circuit with edge-triggered latches into a faster level-clocked one. We model a two-phase circuit as a graph… (More)

We investigate two strategies for reducing the clock period of a two-phase, level-clocked circuit: clock tuning, which adjusts the waveforms that clock the circuit, and retiming, which relocates circuit latches. These methods can be used to convert a circuit with edge-triggered latches into a faster level-clocked one. We model a two-phase circuit as a graph… (More)

- Alexander T. Ishii
- ICCAD
- 1993

This paper presents methods for retiming VLSI systems that contain precharged circuit structures and/or “gated” clock signals. Due to the tangible speed, power, and area benefits of circuit structures that utiltze prechargmg techniques and/or gated clock signals, both are common in “h~gh-performance” VLSI designs. Previous methods for performing retiming… (More)

In this paper we present a polynomial-time algorithm for pipelining two-phase, level-clocked circuits in order to operate correctly with a given clocking scheme under the bounded delay model. In this model, the propagation delay of each combinational logic element v is assumed to have a minimum value (v) and a maximum value d(v). Our algorithm runs in O(LV… (More)

An ARM926EJ-STM microcontroller with a fully resonant clock distribution network and 16KB data and instruction caches has been implemented in 130nm bulk silicon. Workloads execute successfully across process and temperature corners, and at room temperature, typical-process chips run at clock speeds up to 200MHz with I.2V supply. At resonance, the… (More)

- ‹
- 1
- ›