#### Filter Results:

- Full text PDF available (1)

#### Publication Year

1977

2000

- This year (0)
- Last 5 years (0)
- Last 10 years (0)

#### Publication Type

#### Co-author

#### Journals and Conferences

#### Key Phrases

Learn More

- Hao N. Nham, Ajoy K. Bose
- 17th Design Automation Conference
- 1980

<bold>This paper describes a multiple delay simulator for MOS LSI circuits. The basic primitives for this simulator are MOS transistor structures where the transistors are evaluated logically. Integer rise and fall delays are associated with each transition and these delays are computed automatically based on device characteristics and circuit capacitances.… (More)

Bridge is a behavioral synthesis system being developed at AT&T Bell Laboratories. Two slicing techniques are implemented in this system to drive structural allocation; one is local slicing and the other is global slicing. Global slicing supports the synthesis of concurrent processes with a centralized control. A variable in a behavioral description can… (More)

- Chi-Yuan Lo, Hao N. Nham, Ajoy K. Bose
- IEEE Transactions on Computer-Aided Design of…
- 1987

In this paper, we will present algorithms developed for an advanced fault simulation system in the MOTIS simulation environment. In particular, the algorithm to perform fault modeling and collapsing is first reviewed. Efficient algorithms to perform fault simulation are discussed in terms of fault list manipulation and primitive evaluation. The simulator… (More)

- Ajoy K. Bose, Patrick Kozak, Chi-Yuan Lo, Hao N. Nham, Ernesto Pacas-Skewes, Kwok W. Wu
- 19th Design Automation Conference
- 1982

<bold>This paper describes a fault simulator for MOS LSI circuits. The basic primitives for this simulator are MOS transistor structures where the transistors are evaluated logically. The simulator provides the capability of modeling and simulating both the classical input/output stuck-at faults and the non-classical transistor stuck-on and stuck-open… (More)

- Vishwani D. Agrawal, Ajoy K. Bose, Patrick Kozak, Hao N. Nham, Ernesto Pacas-Skewes
- 17th Design Automation Conference
- 1980

<bold>To provide flexibility and efficiency in logic and timing verification of MOS VLSI circuits, it is desirable that various portions of a circuit can be described and simulated at appropriate levels of detail. Such a capability is provided by the Mixed-Mode Simulator described here. This simulator allows different elements of a circuit to be modeled and… (More)

- Ajoy K. Bose, Stephen A. Szygenda
- DAC
- 1977

This paper discusses an algorithmic procedure for the detection of static and dynamic hazards in a digital simulation environment. The procedure uses a signal representation scheme that decomposes multilevel signals to a binary form which are used along with a binary description of the network to realize hazard detection. Moreover this procedure can also be… (More)

- Chi-Yuan Lo, Hao N. Nham, Ajoy K. Bose
- 20th Design Automation Conference Proceedings
- 1983

<bold>This paper describes a data structure to represent the driver-load configurations in MOS circuits, which is used universally in the MOTIS simulation environment. In particular, the data structure is used in mixed-mode evaluation including timing, and multiple/unit delay. Other applications include automatic delay calculation, transistor fault… (More)

- Patrick Kozak, Ajoy K. Bose, A. Gupta
- 20th Design Automation Conference Proceedings
- 1983

<bold>This paper describes a system of design aids which are used in the modeling and simulation of bipolar gate arrays for applications where the delays cannot be neglected. Prewired function blocks composed of circuit elements such as transistors, resistors, diodes, etc. are automatically converted to logic gate descriptions. The transistor level model of… (More)

- Miroslaw Malek, Ajoy K. Bose
- 15th Design Automation Conference
- 1978

Some aspects of the application of functional simulation to fault diagnosis are discussed. A technique for functional simulation that preserves a high level of accuracy is described. Applicability of this method to fault simulation and diagnosis is shown by presenting an approach to diagnostic testing and giving an algorithm for test point placement. The… (More)

- Ajoy K. Bose
- VLSI Design
- 2000