Learn More
—An improved implementation of Chua's chaotic oscillator is proposed. The new realization combines attractive features of the current feedback op amp (CFOA) operating in both voltage and current modes to construct the active three-segment voltage-controlled nonlinear resistor. Several enhancements are achieved: The component count is reduced and the chaotic(More)
Traditional continuous-time filters are of integer order. However, using fractional calculus , filters may also be represented by the more general fractional-order differential equations in which case integer-order filters are only a tight subset of fractional-order filters. In this work, we show that low-pass, high-pass, band-pass, and all-pass filters can(More)
An electronic circuit realization of a modified Lorenz system, which is multiplier-free, is described. The well-known butterfly chaotic attractor is experimentally observed verifying that the proposed modified system does capture the essential dynamics of the original Lorenz system. Furthermore, we clarify that the butterfly attractor is a compound(More)
—In this paper we propose a fractional lowpass transfer function of the order (n + α) where n is an integer and 0 < α < 1. We show how this filter can be designed using an integer-order transfer function approximation of the fractional-order Laplacian operator s α. A 1 st order lowpass filter with fractional steps from 0.1 to 0.9, that is of order 1.1 to(More)
—Sinusoidal oscillators are known to be realized using dynamical systems of second-order or higher. Here we derive the Barhkausen condition for a linear noninteger-order (fractional order) dynamical system to oscillate. We show that the oscillation condition and oscillation frequency of some famous integer order sinusoidal oscillators can be obtained as(More)
We propose a simple continuous-time system for chaos generation based on a third-order abstract canonical mathematical model. Nonlinearity in this model is introduced by a bipolar switching constant, which reflects the behavior of a digital inverter. A simple area efficient implementation of the system in a 1.2 µ CMOS process is presented. Experimental(More)