Ahmad Sharkia

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
Analog Type-II phase-locked loops (PLLs) consume large area in loop-filter (LF) and employ noisy and difficult-to-design charge-pump (CP). All-digital PLLs have strict jitter requirements on time-to-digital converters (TDCs). We propose a Type-I PLL that consumes small LF area, requires no bias-generation circuits or CP, and consumes low power. A(More)
  • 1