Learn More
With the 802.11 WLAN multimedia applications (Video, Audio, real-time voice over IP,…) increasing, providing Quality of Service (QoS) support becomes very important since the original standard doesn't take QoS into account. The standard offers access to the wireless users only regarding physical considerations. This can lead to overloaded access points (AP)(More)
a r t i c l e i n f o Keywords: Image compression Wireless sensor networks System-on-chip Low power hardware VLSI In this paper, we present and evaluate a hardware solution for user-driven and packet loss tolerant image compression, especially designed to enable low power image compression and communication over wireless camera sensor networks (WCSNs). The(More)
—In this paper, we present and evaluate a hardware implementation for user-driven and packet-loss tolerant image compression, especially designed to enable low-power image compression and communication over wireless sensors networks (WSNs). The proposed compression scheme, presented as a CMOS circuit, is intended to be embedded in the camera sensor. It will(More)
In this paper, a low-complexity image compression scheme for energy-constrained Wireless Camera Sensor Networks (WCSN) is presented and its hardware implementation cost for FPGA solution is evaluated. The main purpose of this FPGA circuit is to relieve the main microcontroller in the camera sensor node of the image compression tasks and to achieve highspeed(More)
In the few last years, the deployment of IEEE 802.11 WLAN in hotspots environment had becoming a useful solution providing practical and attractive communication characteristics. However the problem of user bandwidth availability arises as one of the most limit of this solution. In fact, the IEEE 802.11 standards do not provide any mechanism of loading(More)
The increasing complexity of integrated circuits and application requirements drive the research of new on-chip interconnection architectures. A network on chip draws on concepts inherited from distributed systems and computer networks subject areas to interconnect IP cores in a structured and scalable way. The main goal pursued is to achieve superior(More)
Systems mapped on CMOS architectures are often expected to achieve high processing bandwidth and low energy consumption. However, a specific care should be paid to adequate the algorithm structure to the circuit architecture when designing multimedia wireless embedded networking systems. This paper addresses the problem of low power consumption and real(More)
— In IEEE 802.11, load balancing algorithms (LBA) consider only the associated stations to balance the load of the available access points (APs). However, although the APs are balanced, it causes a bad situation if the AP has a lower signal length (SNR) less than the neighbor APs. So, balance the load and associate one mobile station to an access point(More)