Abderrazek Zaafrani

Learn More
The execution time or estimated execution time of actor. UBS Unbounded buffer synchronization. A synchronization protocol that must be used for feedforward edges of the synchronization graph. This protocol requires four synchronization accesses per iteration period. t v () v 68 Glossary Same as with the DFG understood from context. If there is no path in(More)
A key advantage of SIMD (Single Instruction stream, Multiple Data stream) architectures is that synchronization is effected statically at compile-time, hence the execution-time cost of synchronization between “processes” is essentially zero. VLIW (Very Long Instruction Word) machines are successful in large part because they preserve this(More)
In a SIMD or VLIW machine, conceptual synchronizations are accomplished by using a static code schedule that does not require run-time synchronization. The lack of run-time synchronization overhead makes these machines very effective for fine-grain parallelism, but they cannot execute parallel code structures as general as those executed by MIMD(More)
The execution time or estimated execution time of actor. UBS Unbounded buffer synchronization. A synchronization protocol that must be used for feedforward edges of the synchronization graph. This protocol requires four synchronization accesses per iteration period. t v () v 68 Glossary Same as with the DFG understood from context. If there is no path in(More)
Absrrucr-High Performance Fortran (HPF) is a data-parallel programming language that allows lhe programmer to specify lhe data decomposition onto the processors while the compiler takes care of the tedious tasks of communication generation and computation partitioning. Shifting some o f the complex tasks from lhe use r to lhe compíler should encourage(More)
12 The communication performance of the iPSC/860 is only slightly faster than that of the iPSC/ 2. In the SS/SD cases it appears to be about twice as fast, but in the SS/MD case the values appear to be approximately the same. However, the iPSC/860's node processors, the i860 chips, at 33MHz can perform arithmetic operations at a rate of about 20 (in scalar(More)
  • 1