• Publications
  • Influence
Sequential circuit design using synthesis and optimization
TLDR
A description is given of SIS, an interactive tool for synthesis and optimization of sequential circuits. Expand
  • 597
  • 50
VIS: A System for Verification and Synthesis
TLDR
We have described the verification and synthesis tool VIS, which offers a better programming environment, new capabilities, and improved performance over existing verification tools. Expand
  • 708
  • 48
  • PDF
Combinational test generation using satisfiability
TLDR
We present a robust, efficient algorithm for combinational test generation using a reduction to satisfiability (SAT). Expand
  • 355
  • 43
  • PDF
MIS: A Multiple-Level Logic Optimization System
TLDR
MIS is both an interactive and a batch-oriented multilevel logic synthesis and minimization system. Expand
  • 1,151
  • 42
Metropolis: An Integrated Electronic System Design Environment
TLDR
Metropolis provides an environment for complex electronic-system design that supports simulation, formal analysis, and synthesis with formal semantics that developers can use to capture designs. Expand
  • 587
  • 41
  • PDF
A framework for comparing models of computation
TLDR
We give a denotational framework (a "meta model") within which certain properties of models of computation can be compared. Expand
  • 728
  • 38
  • PDF
Hardware-software co-design of embedded systems: the POLIS approach
Embedded systems are informally defined as a collection of programmable parts surrounded by ASICs and other standard components, that interact continuously with an environment through sensors andExpand
  • 741
  • 36
Steady-state methods for simulating analog and microwave circuits
TLDR
We present the APFT Time-Point Selection Algorithm for Transform Matrix. Expand
  • 508
  • 36
  • PDF
Multiple-Valued Minimization for PLA Optimization
TLDR
This paper describes both a heuristic algorithm, Espresso-MV, and an exact algorithm for minimization of multiple-valued input, binary-valued output logic functions. Expand
  • 449
  • 33
Theory of latency-insensitive design
TLDR
The theory of latency-insensitive design is presented as the foundation of a new correct-by-construction methodology to design complex systems by assembling intellectual property components. Expand
  • 382
  • 32
  • PDF
...
1
2
3
4
5
...