A. Rajaiah

Suggest Changes
  • Citations Per Year
Learn More
The Aim is to Implement RTL Design Architecture for Compatible Serial Bit Error Rate Tester SOC& Multi rate Multichannel PRBS Sequence Based SERIAL BERT IP Core for High Speed Wireless Serial(More)
  • 1