A. M. Chirag Kariappa

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
Reversible logic is the emerging topic for research due to its advantage of low energy consumption. Fault tolerant circuit design is required to give error free outputs. In this paper we present an optimized n bit Reversible Fault Tolerant Comparator design using parity preserving reversible logic gates. The Design involves MSB comparison as the first stage(More)
  • 1