A. Kerber

Learn More
To minimize charge relaxation during Bias Temperature Instability (BTI) tests, fast current sensing has become the mainstream methodology in recent years and fast source measurement units are now available commercially. In these instruments, the measurement delay and sampling time have to been significant reduced in order to meet the more stringent(More)
Scaling of CMOS technologies beyond the 90 nm node requires the reduction of the gate Dielectric thickness down to an Equivalent Oxide Thickness (EOT) of ˜ 1 nm which will either Be realized with SiON or high-k gate dielectrics. Both scenarios, the further scaling of SiON gate Dielectrics or the introduction of high-k dielectrics, bring various(More)